Department of Electrical and Computer Engineering

MENUMENU
  • Department
      • Profile
      • Faculty
      • Evaluation
      • Administration
      • Staff
  • Studies
    • Subject Areas
    • Undergraduate Studies
    • Postgraduate Studies
      • MSc Studies in “Science and Technology of ECE”
      • MSc Studies in “Smart Grid Energy Systems”
      • MSc Studies in “Applied Informatics”
    • PhD Studies
    • Course List
      • Undergraduate Courses
      • Postgraduate Courses
        • Science and Technology of ECE
        • Smart Grid Energy Systems
        • Applied Informatics
      • Erasmus
    • ECTS
    • Career Opportunities
    • Practise Training
  • Research
    • Labs
    • Research Projects
    • Postdoc Research
    • Ph.D. Candidates
    • Theses – Technical Reports
    • Active Research Projects

      MLSysOps: Machine Learning for Autonomic System Operation in the Heterogeneous Edge-Cloud Continuum

      Scientific Responsible

      Spyros LalisSpyros Lalis, Professor
      E-mail: lalis@uth.gr

      TitleMLSysOps: Machine Learning for Autonomic System Operation in the Heterogeneous Edge-Cloud Continuum
      Duration2023 – 2025
      Sitehttps://csl.e-ce.uth.gr/projects/mlsysops

      Read More

  • Alumni
    • Ph.D. Graduates
  • Service Offices
    • Secretariat
    • Technical support
  • Announcements
    • General Announcements
    • Academic News
  • Contact
    • Department of Electrical and Computer Engineering
      • Sekeri – Cheiden Str
        Pedion Areos, ECE Building
        383 34 Volos – Greece
      Tel.+30 24210 74967, +30 24210 74934
      e-mailgece ΑΤ uth.gr
      PGS Tel.+30 24210 74933
      PGS e-mailpgsec ΑΤ uth.gr
      URLhttps://www.e-ce.uth.gr/contact-info/?lang=en
  • Login

ECE119 Digital Design

Home » Studies » Undergraduate Studies » Undergraduate Courses » ECE119 Digital Design
Subject AreaComputer Hardware and Architecture
SemesterSemester 1 – Fall
TypeRequired
Teaching Hours5
ECTS6
Course Sitehttps://courses.e-ce.uth.gr/CE130/
Course Director

Georgios StamoulisGeorgios Stamoulis, Professor
E-mail: georges@uth.gr

Course Instructors
  • Georgios Stamoulis, Professor
    E-mail: georges@uth.gr
  • Dimitris Karaberopoulos, Laboratory Teaching Staff
    E-mail: dkarabero@uth.gr
  • Athanasios Fevgas, Laboratory Teaching Staff
    E-mail: fevgas@uth.gr
  • Description
  • Learning Outcomes
  • Introduction to Boolean algebras
  • Basic combinational gates
  • Truth tables
  • Karnaugh maps
  • Quine-McCluskey algorithm
  • Other logic function representations (BDD, CNF)
  • Introduction toVerilog
  • Sequential gates and circuits
  • State diagrams and tables
  • Sequential circuit design
  • State minimization

This course aims to enable undergraduatestudent with ALL the fundamental knowledge that will allow them to follow the current developments in the field of Logic Design of Digital Circuits . It combines extensive reference to the theoretical basis of Boolean Algebra with introduction to the concepts of Algebraic Structures . The material is then focused on the study of combinatorial circuits without memory elements and covers design issues such as the minimization of combinational circuits of two or more variables and programmable combinational circuits. A comprehensive introduction to the design of sequential circuits followsincluding an introduction to memory elements accompanied by a large number of illustrative cases. Additionally, the laboratory exercises focus on VERILOG and its use programs for automated synthesis (Synopsys Design Compiler) as well asverificationof the correctness of the circuit design (SAT Solvers, BDDs).
Upon successful completion of this course the student will have a comprehensive knowledge of:

  • The basic concepts of Boolean algebra
  • Basic combinational and sequential elements
  • Logicfunctionrepresentation (truth tables, state tables and diagrams, BDD, CNF)
  • Design of small digital circuits and the related techniques (Karnaugh maps, discrete gate design)
  • Design methodologies for more complex circuits (Verilog, DesignCompiler, Quine-McCluskey algorithm).

e-Yπηρεσίες

Contact Info

  • Sekeri – Cheiden Str, Pedion Areos, Volos
  • +30 24210 74967
  • +30 24210 74934
  • Email: gece@uth.gr

Announcements

  • Academic News

Find us

  • Facebook
  • Twitter
  • Youtube
  • Linkedin
© Copyright 2025 Department of Electrical and Computer Engineering
We use cookies to ensure that we give you the best experience on our website.OKΠληροφορίες