| Subject Area | Computer Hardware and Architecture |
|---|---|
| Semester | Semester 6 – Spring |
| Type | Elective |
| Teaching Hours | 4 |
| ECTS | 6 |
| Prerequisites |
|
| Recommended Courses |
|
| Course Site | http://eclass.uth.gr/eclass/courses/MHX219/ |
| Course Director |
|
| Course Instructor |
|

| Scientific Responsible | Stamoulis Georgios, ProfessorE-mail: georges@uth.gr |
|---|---|
| Title | Hellenic Chips Competence Centre (HCCC) |
| Funding Agency | Το HCCC υποστηρίζεται από το Chips JU και τα μέλη του, και συγχρηματοδοτείται από την Ευρωπαϊκή Ένωση και την Ελληνική Κυβέρνηση μέσω του προγράμματος “Ανταγωνιστικότητα” |
| Budget | 326.350,00 |
| Duration | 01/06/2025 – 31/05/2029 |
| Scientific Responsible | Plessas Fotios, ProfessorE-mail: fplessas@uth.gr |
|---|---|
| Title | Αναλογικός Σχεδιασμός, Δοκιμές και Επαλήθευση |
| Funding Agency | NanoZeta Technologies ltd. |
| Budget | 271.400,00 |
| Duration | 26/01/2021 – 25/01/2028 |
| Scientific Responsible | Korakis Athanasios, ProfessorE-mail: korakis@uth.gr |
|---|---|
| Title | DIGITAfrica: Towards a comprehensive pan-African research infrastructure in Digital Sciences |
| Funding Agency | ΕΥΡΩΠΑΪΚΗ ΕΝΩΣΗ |
| Budget | 123.125,00 |
| Duration | 16/12/2024 – 31/12/2027 |
| Department of Electrical and Computer Engineering | |
|---|---|
| |
| Tel. | +30 24210 74967, +30 24210 74934 |
| gece ΑΤ uth.gr | |
| PGS Tel. | +30 24210 74933 |
| PGS e-mail | pgsec ΑΤ uth.gr |
| URL | https://www.e-ce.uth.gr/contact-info/?lang=en |
| Subject Area | Computer Hardware and Architecture |
|---|---|
| Semester | Semester 6 – Spring |
| Type | Elective |
| Teaching Hours | 4 |
| ECTS | 6 |
| Prerequisites |
|
| Recommended Courses |
|
| Course Site | http://eclass.uth.gr/eclass/courses/MHX219/ |
| Course Director |
|
| Course Instructor |
|
The goals of the course include (1) the presentation and in-depth discussion of industrial design implementation and test methodologies for Application Specific Integrated Circuits (ASIC), (2) getting to grips with the relevant theoretical and practical issues, processes and flow standards, and (3) gaining practical experience actually using industrial ASIC design tools.
In the course, industrial design and implementation tools are presented, which begin with the circuit in High Level Description (HDL) format, and produce a complete floorplanning and placement of the circuit in the form (GDSII) needed for delivery at a fab.
The course syllabus will enable the student, upon its completion, to:
